ebooksgratis.com

See also ebooksgratis.com: no banners, no cookies, totally FREE.

CLASSICISTRANIERI HOME PAGE - YOUTUBE CHANNEL
Privacy Policy Cookie Policy Terms and Conditions
DEC 4000 AXP - Wikipedia, the free encyclopedia

DEC 4000 AXP

From Wikipedia, the free encyclopedia

The DEC 4000 AXP is a series of departmental server computers developed and manufactured by Digital Equipment Corporation introduced in 10 November, 1992. These systems formed part of the first generation of systems based on the 64-bit Alpha AXP architecture and at the time of introduction, ran Digital's OpenVMS AXP or OSF/1 AXP operating systems.

The DEC 4000 AXP was succeeded by the end of 1994 by the AlphaServer 2000 and 2100 departmental servers.

Contents

[edit] Models

There are two models of the DEC 4000 AXP:

  • Model 6x0, code named Cobra: 160 MHz DECchip 21064 (EV4) processor(s) with 1 MB[1] L2 cache each.
  • Model 7x0, code named Fang: 190 MHz DECchip 21064 (EV4) processor(s) with 4 MB L2 cache each.

The possible values of 'x' is 1 or 2. These numbers specify the number of microprocessors in the system.

[edit] Description

The DEC 4000 AXP are 2-way SMP capable systems housed either in a BA640 half-height ("pedestal") cabinet, roughly the size of a photocopier, or a 19-inch rackmountable chassis (BA641). These contained a system and a storage backplane. Plugged in the backplanes were one or two CPU modules, one to four memory modules, a I/O module, six FutureBus+ Profile B expansion cards, four fixed media mass storage compartments and one removable media mass storage compartment.

[edit] CPU module

The CPU module contained a 160 or 190 MHz DECchip 21064 microprocessor, accompanied by 1 or 4 MB of Bcache (L2 cache). Two C3 (Command, Control and Communication) ASICs interfaces the module to the 128-bit address and data multiplexed system bus, which enabled communication between the CPU, memory and I/O modules.

[edit] Memory module

The memory modules are the same size as the CPU modules and contained either 64 or 128 MB of RAM organised into four banks, implemented with 280 surface mounted DIP DRAM chips that covered both sides of the board. For memory control, custom driver ASICs are used, and to interface the module to the system bus, there are two CMIC ASICs.

[edit] I/O module

The I/O module is the largest module in the system, and two variants existed. The first variant offered four SCSI-2 buses and two Ethernet ports and the second variant offered four DSSI/SCSI buses and one Ethernet port. The second variant however only has half the bandwidth of the SCSI-2 buses of the first variant, although the advanced features of DSSI justified its use in some cases. Aside from these differences, the rest of the I/O module was essentially the same.

I/O module features common to both variants are an additional SCSI-2 bus for removable media drives only, a 85C30 UART for two serial lines, a Dallas Semiconductor DS1287 real time clock, and most of the firmware in the DEC 4000 AXP. For controlling the FutureBus+ and to interface the I/O module to the system bus two IONIC ASICs are used. The Ethernet functionality in the I/O function is provided by the TGEC (Third Generation Ethernet Chip), while the SCSI/DSSI buses are provided by four NCR 53C710 SCSI/DSSI controllers and their associated DSSI drivers (second I/O module variant only).

[edit] Storage

The DEC 4000 AXP has four fixed media mass storage compartments, each capable of holding one 5¼ inch or four 3½ inch devices. A single removable media mass storage compartment provided the CD-ROM drives and tape drives. In addition to internal storage, an external storage cabinet could be attached via an external SCSI port to provide more storage.

[edit] Expansion

The DEC 4000 AXP systems used the FutureBus+ Profile B for expansion, with six slots. These slots provided a peak transfer rate of 160 MB/s.[2]

[edit] References

[edit] Notes

  1. ^ When applied to computer memory (RAM or cache) the quantities KB, MB and GB are defined as:
    • 1 KB = 1024 B
    • 1 MB = 1024 KB
    • 1 GB = 1024 MB,
    consistent with the JEDEC memory standard.
  2. ^ When applied to communication rates the quantities KB, MB and GB are defined as:
    • 1 KB = 1000 B
    • 1 MB = 1000 KB
    • 1 GB = 1000 MB,
    consistent with standard SI usage.



aa - ab - af - ak - als - am - an - ang - ar - arc - as - ast - av - ay - az - ba - bar - bat_smg - bcl - be - be_x_old - bg - bh - bi - bm - bn - bo - bpy - br - bs - bug - bxr - ca - cbk_zam - cdo - ce - ceb - ch - cho - chr - chy - co - cr - crh - cs - csb - cu - cv - cy - da - de - diq - dsb - dv - dz - ee - el - eml - en - eo - es - et - eu - ext - fa - ff - fi - fiu_vro - fj - fo - fr - frp - fur - fy - ga - gan - gd - gl - glk - gn - got - gu - gv - ha - hak - haw - he - hi - hif - ho - hr - hsb - ht - hu - hy - hz - ia - id - ie - ig - ii - ik - ilo - io - is - it - iu - ja - jbo - jv - ka - kaa - kab - kg - ki - kj - kk - kl - km - kn - ko - kr - ks - ksh - ku - kv - kw - ky - la - lad - lb - lbe - lg - li - lij - lmo - ln - lo - lt - lv - map_bms - mdf - mg - mh - mi - mk - ml - mn - mo - mr - mt - mus - my - myv - mzn - na - nah - nap - nds - nds_nl - ne - new - ng - nl - nn - no - nov - nrm - nv - ny - oc - om - or - os - pa - pag - pam - pap - pdc - pi - pih - pl - pms - ps - pt - qu - quality - rm - rmy - rn - ro - roa_rup - roa_tara - ru - rw - sa - sah - sc - scn - sco - sd - se - sg - sh - si - simple - sk - sl - sm - sn - so - sr - srn - ss - st - stq - su - sv - sw - szl - ta - te - tet - tg - th - ti - tk - tl - tlh - tn - to - tpi - tr - ts - tt - tum - tw - ty - udm - ug - uk - ur - uz - ve - vec - vi - vls - vo - wa - war - wo - wuu - xal - xh - yi - yo - za - zea - zh - zh_classical - zh_min_nan - zh_yue - zu -