User:LouScheffer
From Wikipedia, the free encyclopedia
Interests
|
Hi!
My name is Lou Scheffer. Here are some of the pages I'm interested in. Bold indicates major re-write or new article.
- EDA - Electronic design automation
- Cadence Design Systems
- Synopsys
- Mentor Graphics
- Magma Design Automation
- Avanti Corporation
- Valid Logic Systems
- Layout extraction
- Routing (EDA)
- Placement (EDA)
- Design flows (EDA)
- Resolution enhancement technologies
- Mask data preparation
- Logic simulation
- Signal integrity
- Design for manufacturability General
- Design for manufacturability (IC) IC specific DFM
- Logic synthesis
- EDA database
- Functional verification
- Power optimization (EDA)
- Hardware emulation
- Automatic test pattern generation
- Substrate coupling
- Technology CAD
- Semiconductor device modeling
- Electromagnetic field solver
- Semiconductor process simulation
- Elmore delay
- Noise margin
- Antenna effect
- Channel router
- Common Power Format
- BSIM
- EDA conferences, journals, and organizations
- Design Automation Conference
- Design Automation and Test in Europe
- Asia and South Pacific Design Automation Conference
- International Conference on Computer-Aided Design
- International Symposium on Physical Design
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- IEEE Design & Test of Computers
- IEEE Circuits and Systems Society
- IEEE Council on Electronic Design Automation
- Computer-Aided Design Technical Committee
- And mildly related
- Chip art - the artwork found on integrated circuits
- Physics ang engineering
- Digital Signal Processing
- Science and Engineering Organizations
- Astronomy (mostly radio astronomy) and SETI
- Fiction with science or math content
- Analysis of games